ABSTRACT: In this paper, the design of a fully-integrated CMOS Darlington feedback amplifier incorporating multiple-gated transistor linearization is presented. Simulation results have yielded a peak S21 power gain of 10.3 dB and a unity gain bandwidth of 16 GHz with better than -10 dB S11. The simulation results show a 7 dB IIP3 improvement and IM3 improvement of 18 dBc at output power of -10 dBm. The proposed linearized Darlington feedback amplifier was designed using the 0.13µm CMOS technology.
INTRODUCTION
The Darlington Pair is a useful circuit configuration for many applications is shown in Figure 1 (a). It was invented in 1953 by Sidney Darlington who was working at Bell Laboratories [1] .
In this paper, we propose a fully-integrated CMOS linearized Darlington feedback amplifier. The proposed CMOS design provides 7 dB of IIP3 improvement and 18 dBc of IMD3 improvement capability over a large bandwidth of operation from DC to 16 GHz. The proposed fully-integrated CMOS Darlington feedback amplifier eliminates the need for off-chip discrete components and is suitable for wireless IoT sensor network applications [2] . Other published Darlington amplifier work ( [3] , [4] , [5] , [6] ) are designed in PHEMT and GaN semiconductor process that is not as cost effective as CMOS process for mass production. Other published Darlington amplifier work [7] , [8] does not provide sufficient bandwidth of operation to cover lower spectrum bands.
Darlington pair configuration in Figure 2 provides higher current as shown in equation (6) assuming 1 2 β β = and large β transistor current gain. Figure 2 shows the Darlington equivalent circuit with 1 E I emitter current for transistor 1 Q and 2 c I for transistor 2 Q . From Figure 2 current nodal analysis we get total collector current of Darlington pair to be 2 
C B
I I β ≅ providing higher current gain as can be seen in equation (6) . 
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If we apply a test current source i I to the input terminal of the small-signal equivalent circuit in (1 )
The Darlington pair also provides higher input resistance [9] .
The Darlington circuit enhancement configuration in Figure 1 (b) provides less excess phase and more stability [9] . The Darlington feedback circuit configuration in Figure 1 (b) provides better matching [9] . 
PROPOSED LINEARIZED CMOS DARLINGTON FEEDBACK AMPLIFER
In this work a fully-integrated CMOS Darlington feedback amplifier linearity is improved by applying multiple-gated transistors as shown in Figure 4 Using multiple-gated transistor improves the Darlington feedback amplifier broadband linearity and in turn improves its dynamic range. All the circuit transistor dimensions are kept in the range between 280 µm and 300 µm with minimum channel length of 0.13µm. For improved matching L1 is 1 nH and L3 at 0.5 nH. The feedback resistors R1 and R2 are both equal to 250 Ω. The linearized CMOS Darlington feedback amplifier exhibiting a 10.3 dB small signal S21 power gain peak as shown in Figure 3 and rolls off to a unity gain bandwidth of 16 GHz with better than -10 dB S11 as shown in Figure 5 . 
CMOS DARLINGTON FEEDBACK AMPLIFER USING MULTI-GATED TRANSISTOR LINEARIZATION
There are many linearization techniques to increase the linearity of the amplifier such as feedforward or multi-tanh [6] . A simple linearization technique using multiple-gated common source transistors is used to linearize the single-ended CMOS Darlington feedback amplifier, where gate drive width and gate drive ( gs V -th V ) of each transistor are chosen to compensate for the nonlinear characteristic of the main transistor. Using Taylor series expansion, the drain current of a common source FET can be expressed as [10] . ' '' 2 3
... ' ' m g of the secondary transistor which is biased at a smaller gate drive as can be depicted in Figure 6 . The amount ' ' m g compensation can be chosen by adjusting the width of secondary transistor. The compensated flat region of the overall transfer characteristic curve of both main and secondary transistor can be extended farther with proper bias voltage and transistor size to synthesize an overall transfer function with reduced nonlinearities [10] . The principle of derivative superposition is applied as well to the proposed design to eliminate the contribution to the overall amplifier distortion originating from the transconductance Gm nonlinearity [11] , [12] ], [13] and [14] . By running different sized transistors in parallel, 280 µm and 300 µm, the direct current operating point of each single device is adjusted to synthesize a transfer function which does not generate any nonlinearities. The derivative superposition technique [6] is based on the drain current dependence versus Vgs. When considering the related 3rd order Taylor coefficient of this current gm3, which represents the third order nonlinearity, this bias dependence results in magnitude and phase reversals for gm3 in the threshold region. The generalized circuit topology to be used with derivative superposition is shown in Figure 7 . In this work the derivative superposition linearization technique is applied to the linearized CMOS Darlington feedback amplifier design. The tuning of the power series nonlinear coefficient, transconductance gm, and its effect on IIP3 is shown in Figure 8 and Figure 9 . In this work the both multiple-gated and derivative superposition transistor linearization technique are applied to the single-ended linearized CMOS Darlington feedback amplifier design. The tuning of the power series nonlinear coefficient, transconductance ' ' m g and its effect on IIP3 is shown in Figure 8 and Figure 9 . It can be concluded from simulations that tuning the linearized CMOS Darlington feedback amplifier using multiple-gated transistor improves its broadband linearity and in turn improves its dynamic range as well. As can be seen in Figure 8 and Figure 8 with proper bias voltage and transistor sizes the third-order nonlinearity can be canceled. Both IIP3 is improved by 7 dB and the third order intermodulation (IMD3) is improved by 18 dBc improvement at output power of -10 dBm, can be seen in Figure 9 . 
CONCLUSION
In this paper, the design of a fully-integrated linearized CMOS Darlington feedback amplifier that allows for distortion reduction over large bandwidth is presented. Simulation results has yielded a peak S21 power gain of 10.3 dB and then rolls off to a unity gain bandwidth of 16 GHz with better than -10 dB S11. The simulation results show a 7 dB IIP3 improvement and IM3 improvement of 18 dBc at Output Power -10 dBm. The proposed fullyintegrated design eliminates the need for off-chip discrete components and is suitable for wireless applications.
